Assertion list
memory (primary) → HasSubevent
Results from Ascent++: 2
memory → HasSubevent → another 0.41
memory → HasSubevent → desire 0.35