Assertion list for term "comprise dynamic random access memory".

Results from Ascent++: 1
cache memory (subgroup of memory) CapableOfcomprise dynamic random access memory 0.57