Assertion list for term "interconnected via serial and parallel buses".
Results from Ascent++: 2
cpu → ReceivesAction → interconnected via serial and parallel buses 0.39
component (aspect of cpu) → ReceivesAction → interconnected via serial and parallel buses 0.25