Ascent++ | masked with the timer interrupt mask register

Assertion list for term "masked with the timer interrupt mask register".

Results from Ascent++: 1

interrupt → ReceivesAction → masked with the timer interrupt mask register

0.41